

## Freeform Search

---

<b>Database:</b>	US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins
<b>Term:</b>	<input type="text" value="L41 and (temperature)"/>
<b>Display:</b>	<input type="text" value="10"/> Documents in <u>Display Format:</u> <input type="text" value="1"/> Starting with Number <input type="text" value="1"/>
<b>Generate:</b>	<input type="radio"/> Hit List <input checked="" type="radio"/> Hit Count <input type="radio"/> Side by Side <input type="radio"/> Image

---

### Search History

DATE: Thursday, March 30, 2006 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u> <u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
side by side		
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ		
<u>L42</u> L41 and (temperature)	15	<u>L42</u>
<u>L41</u> bias circuit adj1 substrate	42	<u>L41</u>
<u>L40</u> L39 and (temperature)	43	<u>L40</u>
<u>L39</u> separate bias circuit	103	<u>L39</u>
<u>L38</u> L37 and (temperature)	32	<u>L38</u>
<u>L37</u> (bias) adj5 (detach\$4)	198	<u>L37</u>
<u>L36</u> (bias circuit) adj5 (detach\$4)	1	<u>L36</u>
<u>L35</u> bias circuit made separat\$3	0	<u>L35</u>
<u>L34</u> (bias circuit) adj5 (separate chip)	0	<u>L34</u>
<u>L33</u> (bias circuit) adj5 (substrate or chip or module or integrated circuit or printed circuit board or IC or spaced apart) and (temperature adj5 sensor)	31	<u>L33</u>
<u>L32</u> (bias circuit) adj5 (substrate or chip or module or integrated circuit or printed circuit board or IC or spaced apart)	875	<u>L32</u>
<u>L31</u> bias circuit adj5 substrate or spaced apart	734511	<u>L31</u>
<u>L30</u> spaced adj5 bias circuit	5	<u>L30</u>

<u>L29</u>	bias circuit on substrate	0	<u>L29</u>
<u>L28</u>	L27 and L1	15	<u>L28</u>
<u>L27</u>	(bias\$3 adj5 substrate)	17309	<u>L27</u>
	<i>DB=USPT; PLUR=YES; OP=ADJ</i>		
<u>L26</u>	5066140.pn.	1	<u>L26</u>
<u>L25</u>	4331888.pn.	1	<u>L25</u>
<u>L24</u>	5213416.pn.	1	<u>L24</u>
<u>L23</u>	5195827.pn.	1	<u>L23</u>
	<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ</i>		
<u>L22</u>	L1 and (reference diode)	21	<u>L22</u>
	<i>DB=PGPB; PLUR=YES; OP=ADJ</i>		
<u>L21</u>	20040233968 and (insulat\$3 or isolat\$3 or air)	0	<u>L21</u>
<u>L20</u>	20040233968 and (82)	0	<u>L20</u>
	<i>DB=USPT; PLUR=YES; OP=ADJ</i>		
<u>L19</u>	6991368.pn. and (battery)	0	<u>L19</u>
<u>L18</u>	374/\$.ccls. and (Pompei)	167	<u>L18</u>
	<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ</i>		
<u>L17</u>	L1 and (multiplex\$3 two currents) or (switch\$3 two currents)	100	<u>L17</u>
<u>L16</u>	L1 and (multiplex\$3 adj5 currents) or (switch\$3 adj5 currents)	201560	<u>L16</u>
<u>L15</u>	L1 and (multiplex\$3 or switch\$3) same (time or time division)	3016	<u>L15</u>
	<i>DB=USPT; PLUR=YES; OP=ADJ</i>		
<u>L14</u>	L1 and (two current same sequen\$5)	3	<u>L14</u>
<u>L13</u>	L1 and (current adj sequen\$5)	5	<u>L13</u>
<u>L12</u>	L11 and (kunst)	4	<u>L12</u>
<u>L11</u>	374/\$.ccls. and (verbitsky)	374	<u>L11</u>
<u>L10</u>	6612738.pn.	1	<u>L10</u>
<u>L9</u>	5982221.pn.	1	<u>L9</u>
	<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ</i>		
<u>L8</u>	chip adj5 temperature	14870	<u>L8</u>
<u>L7</u>	on chip temperature	0	<u>L7</u>
<u>L6</u>	L1 and (on chip temperature)	0	<u>L6</u>
<u>L5</u>	L4 and (temperature or thermal)	187	<u>L5</u>
<u>L4</u>	L3 and (first substrate or first integrated circuit or first chip or first IC)	546	<u>L4</u>
<u>L3</u>	327/\$.ccls.	108297	<u>L3</u>
<u>L2</u>	L1 and (first substrate or first integrated circuit or first chip or first IC)	57	<u>L2</u>
<u>L1</u>	374/\$.ccls.	29045	<u>L1</u>

END OF SEARCH HISTORY